VGU RESEARCH REPOSITORY
Please use this identifier to cite or link to this item:
https://epub.vgu.edu.vn/handle/dlibvgu/90| Title: | Adaptive linear address map for bank interleaving in DRAMs | Authors: | J. Y. Hur S. W. Rhim B. H. Lee and W. Jang |
Keywords: | Address mapping;DRAM;Embedded Systems;Architecture;Performance | Issue Date: | 2019 | Publisher: | MDPI | Series/Report no.: | IEEE Access;Vol. 7 (1) | Abstract: | The conventional linear address map can degrade memory utilization and system performance when an access pattern is not linear. To improve memory system performance, the adaptive bank-interleaved linear address map for a DRAM technology is proposed. In our approach, the addresses are efficiently rearranged using the bank-flipping technique for a given application and a memory configuration. The system can configure the address map based on the bank interleaving metric in the systematic way when an application is invoked. Considering image processing applications, the algorithm, the analysis, the design, and the evaluation of the proposed address map are presented. The experimental results show that the presented method can effectively improve the performance with a moderate hardware cost. 129604 – 129616 |
Index & Ranking: | SCIE (Q1) | URI(1): | http://epub.vgu.edu.vn/handle/dlibvgu/90 | DOI: | 10.1109/ACCESS.2019.2940351 |
| Appears in Collections: | ARTICLE/BOOK PUBLICATION |
Files in This Item:
| File | Size | Format | |
|---|---|---|---|
| Adaptive linear address map for bank interleaving in DRAMs.pdf | 2.33 MB | Adobe PDF | View/Open |
Page view(s)
107
checked on Aug 23, 2025
Download(s)
305
checked on Aug 23, 2025
Google ScholarTM
Check
Altmetric
Altmetric
Items are protected by © Copyright of Vietnamese - German University Library